Design and Implementation of Synthesizable 32-bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL. (2015). Nepal Journal of Science and Technology, 15(1), 81-88. https://doi.org/10.3126/njst.v15i1.12021