Poduel, B., P. Kansakar, S. R. Chhetri, and S. R. Joshi. “Design and Implementation of Synthesizable 32-Bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL”. Nepal Journal of Science and Technology, vol. 15, no. 1, Feb. 2015, pp. 81-88, doi:10.3126/njst.v15i1.12021.