“Design and Implementation of Synthesizable 32-Bit Four Stage Pipelined RISC Processor in FPGA Using Verilog VHDL”. Nepal Journal of Science and Technology 15, no. 1 (February 3, 2015): 81–88. Accessed July 9, 2026. https://www.nepjol.info/index.php/NJST/article/view/12021.